A standard 24-transistor implementation of a static 1-bit full

Karnaugh maps for Boolean function F1 and corresponding standard

Design of a novel low power 8-transistor 1-bit full adder cell

Karnaugh maps for Boolean function F2 and corresponding standard

Multi-functional multi-gate one-transistor process-in-memory electronics with foundry processing and footprint reduction

Spectrum R of a four variable completely specified Boolean function.

Fast and energy efficient full adder circuit using 14 CNFETs - ScienceDirect

Low-Power and Fast-Swing-Restoration GDI-Based Magnitude Comparator for Digital Images Processing

Logic gate - Wikipedia

Micromachines, Free Full-Text

Fast and energy efficient full adder circuit using 14 CNFETs - ScienceDirect